Newsletter

Programmable Logic DesignLine  >  Products

Firm rolls TCP-offload engine SoC IP





Programmable Logic DesignLine

SAN FRANCISCO—IP developer Intelop Corp. announced delivery of its second generation TCP offload engine SoC integrated with ARP hardware module, G Bit Ethernet MAC and AMBA 2.0 bus interface running at 2 Gbps sustained rates.

According to Intelop (Santa Clara, Calif.) the module implements control plane and data plane processing of TCP/IP in hardware that is at least 20 times faster than TCP/IP software stack. The architecture provides, as an option, an ability to integrate other interfaces such as PCIe x 4, the company said.

Intelop designed, verified and implemented this SoC in Altera's high-speed FPGA, Intelop said. The company did not identify which Altera device it used.

Because of its advanced scalable architecture, the module can be customized to implement differentiated features and performance requirements to meet customer's specifications, Intelop said.

 






Related Content

WEBINAR
1. Xilinx DSP Design Platforms: Achieving 1000 GMACs of DSP performance with Xilinx FPGAs

TECH PAPER
2. Developing Functional Safety Systems with TÜV-Qualified FPGAs

TECH PAPER
3. Lowering the Total Cost of Ownership in Industrial Applications

TECH PAPER
4. How to Inexpensively Design an ASIC in 5 Weeks

 


 Featured Jobs
Accenture seeking Project Management Team Lead in Charlotte, NC

Accenture seeking Software Engineer in Salt Lake City, UT

Boeing Company seeking Software Engineer in Herndon, VA

Switch and Data seeking Customer Solutions Engineer in Dallas, TX

Chart Industries seeking Sr. Developer in Cleveland, OH

More jobs on EETimesCareers
 Sponsor
 CAREER CENTER
Ready to take that job and shove it?
SEARCH JOBS:

 SPONSOR

 RECENT JOB POSTINGS
For more great jobs, career related news, features and services, please visit EETimes' Career Center.