New package for Lattice MachXO cuts cost, area

According to Lattice (Hillsboro, Ore.), the package provides designers with a broader range of options for implementing cost-sensitive designs constrained by board space. The package offers 10 percent lower cost and 30 percent reduction in board area, according to the company.

The Mach XO640, XO1200 and XO2280 devices are now available in the 14 x 14 mm, caBGA256 package with up to 211 user I/Os, Lattice said. Volume pricing for the Mach XO640 caBGA256 is $2.75 in 250,000 unit volumes, the company said.

Related Links: Lattice rolls 65-nm FPGAs and programmable clock chips How to reduce power consumption in CPLD designs with power supply cycling Microcontroller Design in FPGAs

WEBINAR
1. Complementing Emulation with Rapid Prototyping

WEBINAR
2. Xilinx DSP Design Platforms: Achieving 1000 GMACs of DSP performance with Xilinx FPGAs

TECH PAPER
3. Developing Functional Safety Systems with TÜV-Qualified FPGAs

TECH PAPER
4. Lowering the Total Cost of Ownership in Industrial Applications