Newsletter

Programmable Logic DesignLine  >  Products

ARM validates Cortex-A9 MPCore with eASIC device





Programmable Logic DesignLine

SAN FRANCISCO—Fabless ASIC house eASIC Corp. said Wednesday (June 10) that ARM validated its next-generation Cortex-A9 MPCore multicore processor using eASIC's Nextreme NEW ASICs.

According to eASIC (Santa Clara, Calif.) ARM was able to perform at-speed verification with higher performance and lower development cost compared to the high-end FPGA solution that was previously used.

 
Related Links:
  • EASIC names CEO, Vasishta goes to COO
  • Fabless vendor eASIC leapfrogs to 45 nm, switches foundries






  • Related Content

    WEBINAR
    1. Complementing Emulation with Rapid Prototyping

    WEBINAR
    2. Xilinx DSP Design Platforms: Achieving 1000 GMACs of DSP performance with Xilinx FPGAs

    TECH PAPER
    3. Developing Functional Safety Systems with TÜV-Qualified FPGAs

    TECH PAPER
    4. Lowering the Total Cost of Ownership in Industrial Applications

     


     Featured Jobs
    Accenture seeking Project Management Team Lead in Charlotte, NC

    Accenture seeking Software Engineer in Salt Lake City, UT

    Boeing Company seeking Software Engineer in Herndon, VA

    Switch and Data seeking Customer Solutions Engineer in Dallas, TX

    Chart Industries seeking Sr. Developer in Cleveland, OH

    More jobs on EETimesCareers
     Sponsor
     CAREER CENTER
    Ready to take that job and shove it?
    SEARCH JOBS:

     SPONSOR

     RECENT JOB POSTINGS
    For more great jobs, career related news, features and services, please visit EETimes' Career Center.