Programmable Logic DesignLine | Online Research Library for the FPGA/CPLD Community

CMP - United Business Media

Programmable Logic DesignLine

Welcome, Guest

Home

RSS

Design Center

Learning Center

Product Center

News

Site Features

Programmable Logic DesignLine > Learning Center > Technical Paper Library

		Featured Technical Papers


		FPOAs Meet the Challenges of H.264 Encoding of High Definition Video MathStar Using FPGA-Based Channel Bonding for HDTV over DSL Altera Security Solutions Using Spartan-3 Generation FPGAs Xilinx

Technical Papers

	Title		Author/Company		Published
	Single Chip Coherent Multiprocessing		MIPS		Apr 2008 White Paper
	Competitive Programmable Logic Power Comparison		Actel		Apr 2008 White Paper
	The Many Flavors of Low-Power, Low-Cost FPGAs		Actel		Apr 2008 White Paper
	Accelerating Video Development on FPGAs Using the Xilinx XtremeDSP Video Starter Kit		Tom Hill Xilinx		Mar 31, 2008 White Paper
	Preserving Freedom of Choice When Designing FPGAs		Ehab Mohsen Mentor Graphics		Mar 28, 2008 Mentor Graphics Technical Library
	Achieving Quality and Traceability in FPGA/ASIC Flows for DO-254 Aviation Projects		Michelle Lange and Tom Dewey Mentor Graphics		Mar 20, 2008 Mentor Graphics Technical Library
	Programmable Development and Test		Ken Chapman Xilinx		Mar 07, 2008 White Paper
	Implementing DDR3 DIMMs with Modern FPGAs		Altera		Feb 28, 2008 Mentor Graphics Technical Library
	Using FPGA-Based Channel Bonding for HDTV over DSL		Altera		Feb 2008 White Paper
	Managing Precious FPGA Resources		Darren Zacher Mentor Graphics		Jan 31, 2008 Mentor Graphics Technical Library
	Scatter/Gather DMAs for PCI Express-Enabled Embedded Systems		Lattice Semiconductor		Jan 03, 2008 Mentor Graphics Technical Library
	Advantages of the Virtex-5 FPGA 6-Input LUT Architecture		Andrew Percey Xilinx		Dec 19, 2007 White Paper
	Altera's MAX IIZ CPLDs Zeros Out Power for Portable Applications		Altera		Dec 2007 White Paper
	Custom NPUs for Broadband Access Line Cards		Altera		Dec 2007 White Paper
	Electronic Warfare Design With PLDs and High-Speed Transceivers		Altera		Dec 2007 White Paper

MORE TECHNICAL PAPERS


		Most Popular Technical Papers
		1. Competitive Programmable Logic Power Comparison 2. The Many Flavors of Low-Power, Low-Cost FPGAs 3. Single Chip Coherent Multiprocessing 4. Achieving Quality and Traceability in FPGA/ASIC Flows for DO-254 Aviation Projects 5. Accelerating Video Development on FPGAs Using the Xilinx XtremeDSP Video Starter Kit MORE


		Highest Rated Technical Papers
		1. Single Chip Coherent Multiprocessing 2. FPOAs Meet the Challenges of H.264 Encoding of High Definition Video 3. A Flexible Architecture to Drive Sharp's Two-Way Viewing Angle and Standard LCDs 4. Tips for Designing DSPs/FPGAs 5. Using FPGA-Based Channel Bonding for HDTV over DSL MORE

Sponsor

Most Recent Posts More career-related news, resources and job postings for technology professionals



		TechOnline Communities

		TechOnline \| Audio DesignLine \| Automotive DesignLine \| CommsDesign \| DSP DesignLine \| EDA DesignLine \| eeProductCenter Industrial Control DesignLine \| Mobile Handset DesignLine \| Planet Analog \| Power Management DesignLine Programmable Logic DesignLine \| RF DesignLine \| Video/Imaging DesignLine \| Wireless Net DesignLine

		EE Times

		United States \| Asia \| China \| Europe \| France \| Germany \| India \| Japan \| Korea \| Taiwan \| United Kingdom

		Additional Network Sites

		Analog Europe \| Industrial Control Europe \| RFID World \| DeepChip \| Embedded.com \| Design & Reuse Electronic Supply and Manufacturing \| Electronik iNorden \| Microwave Engineering Europe

All materials on this site Copyright © 2008 TechInsights, a Division of United Business Media LLC. All rights reserved.

Privacy Statement | Your California Privacy Rights | Terms of Service