Dodging Amdahl's Law with message passing, FPGA-based, parallel processing
Most design teams agree that the basic plumbing of memory management can be the real bottleneck in heterogeneous processing. Today the only real solution is the microprocessor and co-processors sharing memory on the node, and then interconnecting many nodes with a GigE, Infiniband, or a custom interconnect configuring the nodes in a distributed memory layout.
Reusable VHDL IP in the real world
IP reuse is clearly a good thing. But in practice it has often proven surprisingly difficult to achieve. This article provides few principles and techniques that can be applied to make it more straightforward.
Partitioning an ASIC Design into Multiple FPGAs
This article outlines the most common approaches and flows to consider before you embark on your next partitioning project. Ultimately, you can accelerate the verification phase by using an ASIC prototyping approach that allows you to build multi-FPGA based prototypes of ASIC designs in an intuitive fashion, with little or no modifications to the original design.
Increasing bandwidth in industrial applications with FPGA co-processors
This article discusses the general issues of moving part, or all, of a DSP industrial application onto an FPGA using system software design tools. Using an FPGA and automated design software, design engineers have the ability to optimize system performance in ways not possible with a traditional DSP.
Using SerDes in Fourth Generation Wireless Infrastructure
As the network equipment infrastructure is built up for 4G there will be an demand for high serial data rates between the main control radio equipment and that in distributed base stations. Here is how to meet the high serial data rate by only ugrading the Serdes through the use of a discrete solution
Automating the FPGA design debug process
To elevate productivity, FPGA designers need to shift to the use of RTL for debugging their designs and not the gate-level description generated by synthesis.
Using an FPGA to tame the power beast in consumer handheld MPUs
Shorter product lifecyles and lower volume consumer product families have led designers increasingly to turn to the FPGA for handheld-product development. But doing so requires grappling with new challenges in terms of area, speed and power.
Power Supply Design Considerations for Modern FPGAs
Today's FPGAs tend to operate at lower voltages and higher currents than their predecessors. Consequently, power supply requirements may be more demanding, requiring special attention to features deemed less important in past generations. Failure to consider the output voltage, sequencing, power on, and soft-start requirements, can result in unreliable power up or potential damage to the FPGA.
10 most popular Programmable Logic DesignLine feature articles of 2009
As we prepare to turn the calendar to 2010, we've prepared a list of the 10 most popular design feature articles to appear on Programmable Logic DesignLine 2009.
EE Times' Top 10 Design Features of 2009
The top ten EETimes design features of 2009 show the conflicts inherent with grip of C on embedded programmers, the popularity of teardowns and the need for further education, both on the basics as well as cutting-edge design issues such as HDMI/DVI handshaking.
FPGA synthesis can be a leverage point in your design flow
Large FPGA devices pose significant challenges to an FPGA project team, requiring sound design flow practices. FPGA synthesis can provide significant leverage in achieving project cost, time and quality goals. This article discusses how FPGA synthesis tools can help designers achieve their goals efficiently and effectively.
Accelerating Bioinformatics Searching and Dot Plotting Using a Scalable FPGA Cluster
This paper presents an FPGA-based accelerated solution for DNA sequencing and dot plotting. It describes how multiple FPGA devices can be deployed to create a scalable cluster dedicated to the task of analyzing large amounts of data, and how this clustered hardware application can be connected to a software application for visualization and analysis.
|
|
|
|
PROGRAMMABLE LOGIC DESIGN CENTER ARCHIVE
|
| |
|
|
|
|
