Newsletter

Lattice, Epson Toyocom offer differential reference clock solution





Programmable Logic DesignLine

SAN FRANCISCO—Lattice Semiconductor Corp. and Epson Toyocom Corp. Monday (Oct. 12) announced a low-cost reference clock solution for Serdes applications.

By utilizing Lattice's ispClock5400D device and the appropriate SG-710ECK CMOS oscillator from Epson Toyocom, a designer now has a low cost reference clock for Serdes applications such as Xaui or SDI video, according to the companies. The solution is a compelling alternative to traditional, more expensive high-frequency differential clock sources, the companies said.

An application note with more detailed information is available from Lattice's web site.

The 6-output ispClock5406D device is available now at $2.95 each in 10,000-piece volumes, Lattice said. The Epson Toyocom SG-710 is available now at $0.95 in 10,000-piece volumes, according to Lattice.

 
Related Links:
  • Lattice rolls 65-nm FPGAs and programmable clock chips






  • Related Content

    WEBINAR
    1. Xilinx DSP Design Platforms: Achieving 1000 GMACs of DSP performance with Xilinx FPGAs

    TECH PAPER
    2. Developing Functional Safety Systems with TÜV-Qualified FPGAs

    TECH PAPER
    3. Lowering the Total Cost of Ownership in Industrial Applications

    TECH PAPER
    4. How to Inexpensively Design an ASIC in 5 Weeks

     


     Featured Jobs
    Accenture seeking Project Management Team Lead in Charlotte, NC

    Accenture seeking Software Engineer in Salt Lake City, UT

    Boeing Company seeking Software Engineer in Herndon, VA

    Switch and Data seeking Customer Solutions Engineer in Dallas, TX

    Chart Industries seeking Sr. Developer in Cleveland, OH

    More jobs on EETimesCareers
     Sponsor
     CAREER CENTER
    Ready to take that job and shove it?
    SEARCH JOBS:

     SPONSOR

     RECENT JOB POSTINGS
    For more great jobs, career related news, features and services, please visit EETimes' Career Center.